

ABSTRACT

Systems and techniques described herein may include both memory mapped and non-memory mapped firmware. A memory region may be in communication with at least one of the memory mapped non-volatile memory region. The memory region may be a cache memory region, and a paging mechanism may be implemented in at least a portion of the cache memory.

10324378.doc